Amdt. Dated: January 5, 2005

Attorney Docket: ET01-010

Reply to Notice of Noncompliance of

December 20, 2004

Amendments to the Drawings:

The first sheet, which includes Figs. 1-2, replaces the original sheet including Figs. 1-2. In Figs 1-2, previously omitted parasitic capacitor Cp has been added. The second sheet, which includes Figs. 4A-B, replaces the original sheet including Figs. 4A-B. In Fig. 4a, the element titled C parasitic has its titled shorted to Cp to conform with the element added to Figs. 1-2.

Attachment:

10

Annotated Sheets Showing Changes

Replacement Sheets

5

10

15

Attorney Docket: ET01-010

Reply to Notice of Noncompliance of

December 20, 2004

REMARKS/ARGUMENTS

Examiner Nguyen is thanked for the thorough examination of the subject Patent Application. The Claims have been carefully reviewed and amended, and are considered to be in condition for allowance.

Reconsideration of the rejection under 35 USC §112, second paragraph, of Claims 1-11 as being indefinite for failing to particularly point out and distinctly claim the subject matter which the applicant regards as the invention is requested in light of the following arguments. Claims 1-11 are amended to more clearly define the "large capacitor" that is added between the bias node **b1** and the lower supply voltage **VSS**. The value of the large capacitor **CHC** is chosen such that the capacitance coupling ration between the large capacitor and the parasitic capacitor **Cp** between the bias node **b1** and the lower supply voltage **VSS**, is sufficiently large that the bias voltage **VB11** is directly coupled to the lower supply voltage **VSS**. The PMOS bias node is now the bias node **b1** and appropriately defined.

Claims 3-9 are amended to depend on Claim 2. Claims 10 and 11 are amended to define the coupling of the parasitic capacitor **Cp** between the bias node **b1** and the lower supply voltage **VSS**.

Appl. No.: 10/631,84 Amdt. Dated: January 5, 2005 Attorney Docket: ET01-010
Reply to Notice of Noncompliance of

December 20, 2004

Reconsideration of the rejection under 35 USC §102(e) of Claims 1-11 as being anticipated by U.S. Patent 6,437,613 (Shim et al.) is requested in light of the following arguments.

Shim et al. does provide a first comparator **61** and second comparator **63** having a differential structure similar to the buffer input portion of this invention.

However, Shim et al. does not include

a large capacitor between the bias node and a lower supply voltage said large capacitor providing a coupling ratio between said large capacitor and a parasitic capacitor coupled between said bias node and a ground reference point approaching a unity value such that a biasing voltage at said biasing node follows said lower supply voltage to minimize effects of a ground noise signal between the lower supply voltage and the ground reference point; (Claim 1, Lines 4-10)

15 and

5

10

a buffer output portion in communication with the buffer input portion for producing an output signal. (Claim 1, Lines 11-12)

The transistor **61a** is configured to be turned off and turned on according to the "voltage level of the first auxiliary signal VAUXL." The "voltage level of the first Page 24 of 88

Appl. No.: 10/631,84 Attorney Docket: ET01-010

Amdt. Dated: January 5, 2005

Reply to Notice of Noncompliance of December 20, 2004

comparison signal VCOML is prevented from being unstable." (Shim et al. Col. 6, Lines 27-33) The transistor **61a** is not configured as a large capacitor that provides a charge couple of the bias node **b1** to the lower supply voltage **VSS**.

Reconsideration of the objection to Claims 2 and 11 because of informalities is requested. The claims are amended to provide correct description of the elements and function of the elements.

5

10

15

Reconsideration of the objection to the specification because of informalities on pages 4 and 5 is requested. The specification has been amended to incorporate the corrections requested by the examiner and to clarify the structure and function of the input buffer receiver of the invention.

Figs. 1, 2, and 4a have been modified with the changes marked in red on the attached drawings to. Approval of these changes is requested. No new matter has been added. Figs. 1 and 2 are modified to include the parasitic capacitor **Cp** present between the bias node and the lower supply voltage. The permits clarification of the description of the large capacitor **CHC** and it effects on the performance of the input buffer receiver of the invention.

Claims 12-42 are added to more completely claims the subject matter the applicant regards as the invention.

Appl. No.: 10/631,84

invention.

Amdt. Dated: January 5, 2005

Attorney Docket: ET01-010

Reply to Notice of Noncompliance of

December 20, 2004

The related art references made of record and not relied upon have been reviewed and it is agreed that they do not suggest the present detailed claimed

Applicant respectfully requests that a timely Notice of Allowance for all claims be issued in this case.

It is requested that should Examiner Nguyen not find that the Claims are now allowable, that the undersigned be called at (845) 452-5863 to overcome any problems preventing allowance.

Respectfully Submitted, George O. Saile & Associates

Billy J. Knowles, Reg. No. 42,752

Telephone: (845) 452-5863

15

10

5

Attachments: